Secure Scan Architecture for Enhanced Testability and Resistance Against Side-Channel Attacks in Cryptographic ICs. - A. Swetha Priya; S. Kamatchi; E. Lakshmi Prasad (IEEE Access, 2025)