Formal Verification of Timed VHDL Programs. - Abdelrezzak Bara; Pirouz Bazargan-Sabet; Remy Chevallier; Dominique Le Dû; Emmanuelle Encrenaz; Patricia Renault (FDL, 2010)