A Current-Density Centric Logical Effort Delay and Power Model for High-Speed CML Gates. - Abhimanyu Kapoor; Yan Hu; Rizwan Bashirullah (IEEE Trans. Circuits Syst. I Regul. Pap., 2013)