Realization of the a-Matrix of Half-Degenerate Rlc Networks - Ahmet Dervisoglu (1964)

Modeling Bit Multiplication Blocks for DSP Applications Using VHDL. - Siddika Berna Örs; Ahmet Dervisoglu (EUROMICRO, 1999)