Synthesis of Ternary Logic Circuits Using 2: 1 Multiplexers. - Chetan Vudadha; Ajay Surya; Saurabh Agrawal; M. B. Srinivas (IEEE Trans. Circuits Syst. I Regul. Pap., 2018)