A 30mW 12b 40MS/s subranging ADC with a high-gain offset-canceling positive-feedback amplifier in 90nm digital CMOS. - Yasuhide Shimizu; Shigemitsu Murayama; Kohhei Kudoh; Hiroaki Yatsuda; Akihide Ogawa (ISSCC, 2006)