Ultra low-power CMOS IC using partially-depleted SOI technology. - Akihiko Ebina; Tadao Kadowaki; Yoko Sato; Masayuki Yamaguchi (CICC, 2000)