A 32-bank 256-Mb DRAM with cache and TAG. - Satoru Tanoi; Yasuhiro Tanaka; Tetsuya Tanabe; Akio Eta; Toshio Inada; Ryoji Hamazaki; Yoshio Ohtsuki; Masaru Uesugi (IEEE J. Solid State Circuits, 1994)