Proposal of a timing model for CMOS logic gates driving a CRC load. - Akio Hirata; Hidetoshi Onodera; Keikichi Tamaru (ICCAD, 1998)