The architecture of the Sure System 2000 communications processor. - Akira Kabemoto; Hiroshi Yoshida (IEEE Micro, 1991)