A circuit technology for a self-refresh 16 Mb DRAM with less than 0.5 μA/MB data-retention current. - Hiroyuki Yamauchi; Tom Iwata; Akito Uno; Masanori Fukumoto; Tsutomu Fujita (IEEE J. Solid State Circuits, 1995)