Dynamically reconfigurable architecture for multi-rate compatible regular LDPC decoding. - Akiyuki Nagashima; Yuta Imai; Nozomu Togawa; Masao Yanagisawa; Tatsuo Ohtsuki (APCCAS, 2008)