Reducing Breakdown Voltage in a Bipolar Impact Ionization MOSFET (BI-MOS) using Gate-Source Underlap. - Akshay Balaji; Sneh Saurabh (VLSI-SoC, 2021)