Design and implementation in an Altera's cyclone IV EP4CE6E22C8 FPGA board of a fast and robust cipher using combined 1D maps. - Alain Fanda Djomo; Alain Tiedeu; Janvier Fotsing (IET Image Process., 2024)