An efficient hardware architecture for inter-prediction in H.264/AVC encoders. - Nam-Khanh Dang; Xuan-Tu Tran; Alain Merirot (DDECS, 2014)