FVM: A Formal Verification Methodology for VHDL Designs. - Hipólito Guzmán-Miranda; Marcos López García; Alberto Urbón Aguado (IEEE Open J. Comput. Soc., 2025)