Circuit performance optimization for local intra-die process variations using a gate selection metric. - Víctor H. Champac; Alejandra Nicte-ha Reyes; Andres F. Gomez (VLSI-SoC, 2015)