A 32 K ASIC synchronous RAM using a two-transistor basic cell. - Alex Yuen; Peter Tsao; Patrick Yin; Albert T. Yuen (IEEE J. Solid State Circuits, 1989)