A logic-to-logic comparator for VLSI layout verification. - Peter M. Maurer; Alexander D. Schapira (IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1988)