Dual clock rate block data parallel architecture. - An-Te Deng; Winser E. Alexander (ISCAS (4), 2003)