Satisfiability modulo theory based methodology for floorplanning in VLSI circuits. - Suchandra Banerjee; Anand Ratna; Suchismita Roy (ISED, 2016)