Highly robust power efficient Full Adder and Full Subtractor CiM architecture using 10T SRAM cell. - Madan Mohan Sharma; Ananya Kabba; Kulbhushan Sharma; Pankaj Kumar (Integr., 2026)