A new hardware efficient reconfigurable fir filter architecture suitable for FPGA applications. - Asgar Abbaszadeh; Anasystem Azerbaijan; Khosrov Dabbagh-Sadeghipour (DSP, 2011)