VeriCWEty: Embedding enabled Line-Level CWE Detection in Verilog. - Prithwish Basu Roy; Zeng Wang; Anatolii Chuvashlov; Weihua Xiao; Johann Knechtel; Ozgur Sinanoglu; Ramesh Karri (CoRR, 2026)