High Speed Multi-channel Data Cache Design Based on DDR3 SDRAM. - Xiaofeng Yang 006; Ancheng Liu; Jinjin Wang (AIPR, 2022)

Bad Block Detection of Spaceborne NAND Flash Based on FPGA. - Xiaofeng Yang 006; Jinjin Wang; Ancheng Liu (AIPR, 2022)