A virtual memory architecture to enhance STT-RAM performance as main memory. - Mohammad A. Ewais; Mohamed A. Omran; Andrew Raafat; Yousra Alkabani (CCECE, 2016)