3.3 A 14nm 1GHz FPGA with 2.5D transceiver integration. - David Greenhill; Ron Ho; David M. Lewis; Herman Schmit; Kok Hong Chan; Andy Tong; Sean Atsatt; Dana How; Peter McElheny; Keith Duwel; Jeffrey Schulz; Darren Faulkner; et al. (ISSCC, 2017)

Chip Placement with Deep Reinforcement Learning. - Azalia Mirhoseini; Anna Goldie; Mustafa Yazgan; Joe W. J. Jiang; Ebrahim M. Songhori; Shen Wang; Young-Joon Lee; Eric Johnson; Omkar Pathak; Sungmin Bae; Azade Nazi; Jiwoo Pak; et al. (CoRR, 2020)

A graph placement methodology for fast chip design. - Azalia Mirhoseini; Anna Goldie; Mustafa Yazgan; Joe Wenjie Jiang; Ebrahim M. Songhori; Shen Wang; Young-Joon Lee; Eric Johnson; Omkar Pathak; Azade Nazi; Jiwoo Pak; Andy Tong; et al. (Nat., 2021)