90 nm 32 times 32 bit Tunneling SRAM Memory Array With 0.5 ns Write Access Time, 1 ns Read Access Time and 0.5 V Operation. - Anisha Ramesh; Si-Young Park; Paul R. Berger (IEEE Trans. Circuits Syst. I Regul. Pap., 2011)