An 8MB level-3 cache in 32nm SOI with column-select aliasing. - Don Weiss; Michael Dreesen; Michael Ciraula; Carson Henrion; Chris Helt; Ryan Freese; Tommy Miles; Anita Karegar; Russell Schreiber; Bryan Schneller; John J. Wuu (ISSCC, 2011)

"Zen 5": The AMD High-Performance 4nm x86-64 Microprocessor Core. - Teja Singh; Spence Oliver; Sundar Rangarajan; Shane Southard; Carson Henrion; Alex Schaefer; Brett Johnson; Sarah Bartaszewicz Tower; Kathy Hoover; Deepesh John; Ted Antoniadis; Shravan Lakshman; et al. (ISSCC, 2025)