32 Bit re-configurable RISC processor design and implementation for BETA ISA with inbuilt matrix multiplier. - Raj Prakash Singh; Ankit K. Vashishtha; R. Krishna (ISED, 2016)