Low power SRAM design using hierarchical divided bit-line approach. - Ashish Karandikar; Keshab K. Parhi (ICCD, 1998)