A Hybrid Scheme for Minimizing Leakage Current in CMOS-Based Architectures by Employing Multiple Supply Voltages and Power Gating Techniques. - Awni Itradat; Ashraf Bqerat (EECS, 2018)