Interleaved Counter Matrix Code in SRAM Memories for Continuous Adjacent Multiple Bit Upset Correction. - Ahilan Appathurai; Anusha Gorantla; Gladys Kiruba; Asmaa A. Hamad; Mohamed M. Hassan; N. Venkatram; Sindhu T. V. (J. Electron. Test., 2024)