A Neural Network Enhanced RISC-V Processor Architecture Designed in FPGA. - Asmanee Sali; Jacek Dlugopolski; Marek Kisiel-Dorohinicki; Aleksander Byrski (ACIIDS (1), 2026)