Design of a Glitch-Free PLL with Asynchronous Feedback Divider Supporting Multiple Reference Clock Switching. - Manish Rathi; Anand Kumar Sinha; Ateet Omer (VLSID, 2026)