A macro placer algorithm for chip design. - Endre Csóka; Attila Deák (CoRR, 2015)