Optimum transistor sizing of CMOS logic circuits using logical effort theory and evolutionary algorithms. - Kunwar Singh; Aman Jain; Aviral Mittal; Vinay Yadav; Atul Anshuman Singh; Anmoll Kumar Jain; Maneesha Gupta (Integr., 2018)