A BCH decoding architecture with mixed parallelization degrees for flash controller applications. - Jens Spinner; Jürgen Freudenberger; Christoph Baumhof; Axel Mehnert; Richard Willems (SoCC, 2013)