Efficient hardware architecture for integer implementation of multi-alphabet arithmetic coding for data mining. - S. D. Jayavathi; A. Shenbagavalli; B. Ganapathy Ram (Int. J. Bus. Intell. Data Min., 2018)