Implementation and Investigation of an Optimal Full Adder Design for Low Power and Reduced Delay Conditions. - K. Praghash; S. Arun Metha; B. Sai Tanuja; K. Preethi; N. P. N. S. Chandana (Wirel. Pers. Commun., 2022)