Power model analysis using variable rate clock network in CMOS processor. - T. Joby Titus; V. Vijayakumari; B. Saranya; V. S. Sanjana Devi (ICCCNT, 2016)