Design of a novel low-latency parameterizable posit adder/subtractor using leading one predictor in FPGA. - Bahadir Özkilbaç; Tevhit Karacali (Digit. Signal Process., 2024)