Power & variability test chip architecture and 45nm-generation silicon-based analysis for robust, power-aware SoC design. - R. Venkatraman; R. Castagnetti; Andres Teene; Benjamin Mbouombouo; S. Ramesh 004 (ISQED, 2009)