Logic Gates in the routing network of FPGAs (Abstract Only). - Elias Vansteenkiste; Berg Severens; Dirk Stroobandt (FPGA, 2015)

Estimating circuit delays in FPGAs after technology mapping. - Berg Severens; Elias Vansteenkiste; Karel Heyse; Dirk Stroobandt (FPL, 2015)