A pipelined clock-delayed domino carry-lookahead adder. - Bhushan A. Shinkre; James E. Stine (ACM Great Lakes Symposium on VLSI, 2003)