Optimizing streaming stencil time-step designs via FPGA floorplanning. - Marco Rabozzi; Giuseppe Natale; Biagio Festa; Antonio Miele; Marco D. Santambrogio (FPL, 2017)