Adaptive Regular Pattern Prefetcher for L1 Data Cache for Miroprocessors with RISC-V ISA. - Bogdana Tishuk; Sergei Bykovskii (MICSECS, 2019)