A CAD methodology for optimizing transistor current and sizing in analog CMOS design. - David M. Binkley; C. E. Hopper; Steve D. Tucker; Brian C. Moss; James M. Rochelle; Daniel Foty (IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2003)