A high linearity analog front end for multiprocessor SOC integration. - Yong Luo; Anatoly Moskalev; Laurence E. Bays; Brian J. Petryna (SoC, 2004)