Design of Quaternary Logic Gate Using Double Pass-Transistor Logic with Neuron MOS Down Literal Circuit. - Soo Jin Park; Byoung Hee Yoon; Kwang Sub Yoon; Heung Soo Kim (ISMVL, 2004)